

 	
International Journal of Electronics and Communications	
Contents	
Regular Papers Transmission scheduling for wireless mesh network systems equipped with multiple directional antennas J.-M. Chung, H.-W. Cho, K. Bae 711 Joint antenna subset selection for spatial multiplexing systems based on statistical and instantaneous selection criteria D. Lee, S. Nooshabadi, K. Kim 715 A Hybrid Interference Cancellation technique for overloaded CDMA with timing offset error S. Sasipriya, C.S. Ravichandran 721 A high-gain low-power 2–14 GHz ultra-wide-band CMOS LNA for wireless receivers S. Ziaabakhsh, H. Alavi-Rad, M.C.E. Yagoub 727 Analog circuit sizing via swarm intelligence R.A. Vural, T. Yildirim 732 Grid cell based detection strategy for MIMO radar with widely separated subarrays S. Chao, B. Chen, C. Li 741	New optimisation algorithm for planar antenna array synthesis L. Hadj Abderrahmane, B. Boussoief 752 Prediction-based reversible data hiding using the difference of neighboring pixels C.-C. Chang, Y.-H. Huang, H.-Y. Tsai, C. Qin 758 Image segmentation with complicated background by using seeded region growing C.-C. Kang, W.-J. Wang, C.-H. Kang 767 An efficient method for impulse noise reduction from images using fuzzy cellular automata S. Sadeghi, A. Rezvani, E. Kamran 772 Letters A note on the criterion for the elimination of overflow oscillations in fixed-point digital filters with saturation arithmetic and external disturbance P. Kokil, V.K.R. Kandanavil, H. Kar 780 Image quality assessment based on multi-channel regional mutual information J. Li, K. Wu, X. Zhang, M. Ding 784
<p>◆ www.elsevier.de/aeue</p> <p>ISSN 1434-8411 Int. J. Electron. Commun. (AEU) 66(2012)9 · pp. 711–788</p>	
<p>9/2012 Volume 66</p>	

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution and sharing with colleagues.

Other uses, including reproduction and distribution, or selling or licensing copies, or posting to personal, institutional or third party websites are prohibited.

In most cases authors are permitted to post their version of the article (e.g. in Word or Tex form) to their personal website or institutional repository. Authors requiring further information regarding Elsevier's archiving and manuscript policies are encouraged to visit:

<http://www.elsevier.com/copyright>



Contents lists available at SciVerse ScienceDirect

International Journal of Electronics and Communications (AEÜ)

journal homepage: www.elsevier.de/aeue

Analog circuit sizing via swarm intelligence

R.A. Vural*, T. Yildirim

Yildiz Technical University, Department of Electronics and Communication Engineering, Davutpasa Campus, 34220 Esenler, Istanbul, Turkey

ARTICLE INFO

Article history:

Received 8 September 2011

Accepted 5 January 2012

Keywords:

CMOS analog integrated circuit sizing

Particle swarm optimization

Circuit design automation

Area oriented optimization

ABSTRACT

Together with the increase in electronic circuit complexity, the design and optimization processes have to be automated with high accuracy. Predicting and improving the design quality in terms of performance, robustness and cost is the central concern of electronic design automation. Generally, optimization is a very difficult and time consuming task including many conflicting criteria and a wide range of design parameters. Particle swarm optimization (PSO) was introduced as an efficient method for exploring the search space and handling constrained optimization problems. In this work, PSO has been utilized for accommodating required functionalities and performance specifications considering optimal sizing of analog integrated circuits with high optimization ability in short computational time. PSO based design results are verified with SPICE simulations and compared to previous studies.

© 2012 Elsevier GmbH. All rights reserved.

1. Introduction

Analog integrated circuit (IC) design is a challenging process which involves the characterization of complex tradeoffs between nonlinear objectives and also satisfying required constraints. Those objectives are comprised of design parameters which are ideally accepted as variables and optimum solution set is searched. However, as the circuit complexity increases the search space expands such that obtaining the optimal combination of design parameters by hand becomes a time consuming and unaffordable process. Considering CMOS IC design process, there are several relations that should hold between length, width and width/length ratios of MOS transistors to ensure that the search space is smooth and the optimization process is reliable. Therefore, efficient optimization methods are required for automation of optimal sizing of CMOS analog IC design.

Classical optimization approaches are either deterministic or statistical-based techniques. Deterministic methods, such as Simplex [1], Branch and Bound [2], Goal Programming [3], and Dynamic Programming [4] are effective only for small size problems. These optimization techniques impose several limitations for multi-criteria constrained problems due to their inherent solution mechanisms and their tight dependence on the algorithm parameters. Most of the optimization problems require different types of variables, objective and constraint functions simultaneously in their formulation. Statistical methods generally start with finding a “good” DC quiescent point, which is provided by the

skilled analogue designer. Following, a simulation-based tuning procedure takes place. However these statistic-based approaches are time consuming and do not guarantee the convergence towards the global optimum solution [5]. Therefore, classic optimization procedures are generally not adequate for optimal sizing of analog integrated circuits.

Heuristics are necessary to solve big size problems and/or with many criteria [6]. They can be adapted to suit specific problem requirements. Even though they do not guarantee to find in an exact way the optimal solution, they provide good approximation of it within an acceptable computing time [7]. Some mathematical heuristics that were previously utilized were Local Search [8], Simulated Annealing (SA) [9,10], Tabu Search (TS) [11,12], Genetic Algorithms (GA) [13,14], etc.

However, efficiency of these techniques is highly dependent on the algorithm parameters, the dimension of the solution space and the number of variables. Actually, most of the circuit design optimization problems simultaneously require different types of variables, objective and constraint functions in their formulation. Hence, the abovementioned optimization procedures generally require long computation time when complexity of the problem increases. In order to overcome these drawbacks, a new set of nature inspired heuristic optimization algorithms were proposed. The thought process behind these algorithms is inspired from the collective behavior of decentralized, self-organized systems. It is known as Swarm Intelligence (SI) [15]. SI systems typically employ a population of simple agents interacting locally with each other and with their environment. These particles obey to very simple rules, and although there is no centralized control structure dictating how each particle should behave. Local interactions between them lead to the emergence of complex global behavior. Most famous such SI techniques are Ant Colony Optimization (ACO) [16],

* Corresponding author.

E-mail addresses: racar@yildiz.edu.tr (R.A. Vural), tulay@yildiz.edu.tr (T. Yildirim).

Artificial Bee Colony (ABC) optimization [17] and Particle Swarm Optimization (PSO) [18,19]. PSO has been in existence for almost a decade, which is a relatively short period when compared to some of the well known evolutionary computation paradigms and has been shown to offer good performance in various application domains [20].

Above mentioned optimization methods are incorporated into analog computer-aided design (CAD) tools for optimal sizing of complex ICs together with topology selection [21] and actual circuit layout [22]. Historically, researchers developed two mainstreams of analog automation methodologies. One of the early approaches uses optimization-based method which optimizes a set of performance constraints characterized by complicated tradeoffs and makes repetitive use of detailed circuit simulator embedded in the inner loop of optimization engine. These techniques require many iterations to adjust transistor sizes and optimization engine needs to evaluate corresponding performance at each cycle. Second approach is equation-based method which is based on inverse process of circuit analysis technique. Since sizing of a circuit is done mathematically, the automation is much faster while accuracy is not as good as the first approach due to the simplified device equations and approximations [23,24]. Comparison of previously proposed analog CAD tools is given in Table 1 [22–31]. Among the CAD tools tabulated in Table 1, DELIGHT.SPICE, STAIC and OPASYN utilize classical optimization techniques while IDAC, MAELSTROM, ASTRX/OBLX, ASLIC, and OASYS are heuristic based systems. Kruiskamp and Leenaerts [32] developed a GA based CMOS operational amplifier synthesizer (DARWIN) for topology selection and circuit sizing. In [33], sizing rules method is proposed for CMOS and bipolar analog IC synthesis. Sripramong and Toumazou [34] introduced an automated circuit design system for the evolution and subsequent invention of CMOS amplifiers. This system utilized genetic programming for evolving new circuit topologies and current-flow analysis for screening and correcting circuits. In [35], it was proved that CMOS op-amp design can be approximated as convex optimization problem that can be solved using geometric programming techniques. In [36], an evolution-based methodology named memetic single-objective evolutionary algorithm is developed for automated sizing of high-performance analog IC circuits. Guerra-Gomez et al. [37] proposed multi-objective evolutionary algorithm based on decomposition (MOEA/D) for optimization of second generation current conveyors (CCII). Mentioned system uses HSPICE as circuit evaluator. Considering optimal CCII design without any circuit evaluator; a multi-objective heuristic [38,39] and PSO algorithm [40–42] are utilized by formulating the requirements for the design of CCII in terms of boundaries on performance functions. Tawdross and König [43] investigated PSO as an alternative to GA for field programmable analog scalable device array reconfiguration. For this purpose an operational amplifier with particular design constraints was designed using PSO taking into different external influences such as high temperature and fabrication faults. Having successful results authors extended their PSO based dynamic hardware design

environment to functional block level [44]. A 3-bit ADC structure is developed using previously designed op-amps and resistors. In [45], PSO algorithm is extended to a hierarchical scheme for automatic sizing of low power analog circuits where simulation of circuits is performed with Cadence Spectre. Tulunay and Balkir [46] proposed an automatic synthesis tool of a cascade low noise amplifier (LNA). In [42], PSO technique is utilized for optimal sizing of CMOS LNA with inductive degeneration design. Choi and Allstot [47] developed a SA based synthesis tool that includes an adaptive tunneling mechanism and post-optimization sensitivity analysis with respect to design, process and temperature variations. A detailed investigation about the state of the art in applying EAs for the synthesis and sizing of analog ICs is presented in [48].

This main objective of this study is to explore Particle Swarm Optimization algorithm on analog circuit design automation. PSO-based method is applied to two analog integrated circuit design problems with particular technology parameters. The problem considered in this work is the optimal CMOS transistor sizing for minimum area oriented optimization, which is only a part of a complete analog circuit CAD tool. Other parts which are beyond the scope of this work are the topology selection and actual circuit layout. The optimal transistor sizing of the CAD process remains between these two tasks. As reported in the literature, simulation-based optimization technique requires very long execution time and equation-based methods are less accurate than the former method. Therefore, optimization methods with high accuracy and short computation time are necessary for analog circuit design automation. PSO as a global optimization method has fewer primitive mathematical operators than in GA (e.g. reproduction, mutation and crossover) and those mathematical operations require more fine-tuning of own parameters which leads to longer computation time as explained in Section 2. Section 3 describes analog integrated circuit structures and states design specifications used in optimal sizing task. PSO-based method for integrated circuit design is investigated in Section 4. Following, Section 5 provides simulation results of the proposed method, comparable to previous methods, which are validated with SPICE simulator. Finally, Section 6 concludes with a discussion of PSO based design results and suggests possible extensions.

2. Particle swarm optimization

Particle swarm optimization (PSO) is an evolutionary computation method based on the social behavior, movement and intelligence of swarms searching for an optimal location in a multidimensional search area [18]. The approach uses the concept of population and a measure of performance similar to the fitness value used with evolutionary algorithms. Population consists of potential solutions called particles. Each particle is initialized with a random position value. In each iteration of simulation, the fitness function is evaluated by taking the current position of the particle in the solution space and two best values (p_{best} , g_{best}). Personal best value, p_{best} , is the location of the best fitness value obtained

Table 1

The error rate and synthesis time of various analog CAD tools [23,24].

Tool	Synthesis method	Error	Synthesis time
IDAC [25]	Equation-based	15%	Few seconds
OASYS [26]	Equation-based	25%	Few seconds
ISAID [27]	Equation-based + post optimization	14%	Not reported
STAIC [22]	Equation-based	24%	3 min
DELIGHT.SPICE [28]	Optimization-based (circuit simulator)	0%	18 h
MEALSTROM [29]	Optimization-based (circuit simulator)	0%	3.6 h
ASTRX/OBLX [30]	Optimization-based (AWE + equations)	30%	11.8 h
OPASYN [31]	Optimization-based (equations)	20%	1 min
ASLIC [24]	Equation-based	15–20%	Few seconds

```

For each particle
    Load its initial random vector;

For each particle
    Assign its initial vector as its pbest vector;

While maximum iteration is not attained
{
    Assign the first particle's pbest to gbest;
    For each particle except the first one {
        If its pbest satisfies all the constraints {
            If its pbest value fits to cost function better than the gbest {
                Assign its pbest as gbest;
            }
        }
    }

    For each particle {
        Calculate particle velocity according to (1);
        Update particle position according to (2);
    }

    For each particle {
        If the particle's current value and its pbest value both satisfy the
constraints {
            If the particle's current value fits the function better than its pbest value
{
                Assign its current value as its pbest value;
            }
        }

        Else if the particle's current value and its pbest value both don't satisfy
the constraints {
            If the particle's current value fits the function better than its pbest value
{
                Assign its current value as its pbest value;
            }
        }

        Else if only the particle's current value satisfies the constraints
{
            Assign its current value as its pbest value;
        }
    }
}
    
```

Fig. 1. Procedures of PSO algorithm.

so far by the particle. Global best value, g_{best} , is the location of the best fitness value achieved so far considering all the particles in the swarm [18,19].

In particle population matrix, containing N number of particles, i th particle with a feature number of D is denoted as $x_i = [x_{i1}, x_{i2}, \dots, x_{iD}]$. For each iteration, the velocity and the position vector of the i th particle in $N \times D$ dimension of the search space are updated as follows [18]:

$$v_{id}^{k+1} = w.v_{id}^k + c_1.rand_1^k.(pbest_{id}^k - x_{id}^k) + c_2.rand_2^k.(gbest_d^k - x_{id}^k) \quad (1)$$

$$x_{id}^{k+1} = x_{id}^k + v_{id}^{k+1} \quad (2)$$

Here, the range of i , d and k indices are defined as $\{1 \dots N\}$, $\{1 \dots D\}$ and $\{1 \dots \max_iteration_number\}$ respectively. The acceleration factors c_1 and c_2 indicate the relative attraction toward p_{best} and g_{best} respectively. Following $rand_1$ and $rand_2$ are random numbers uniformly distributed between zero and one. Inertia weight parameter w controls the tradeoff between the global and the local search capabilities of the swarm. Initially w should be chosen less than one and should be decreased linearly in each iteration.

Generally PSO has the advantage of being very simple in concept, easy to implement and computationally efficient algorithm. Since updates in algorithm consist of simple adding and multiplication operators and no derivation operation is included, computation time is dramatically decreased compared to other heuristic

algorithms [49,50]. In order to avoid premature convergence, PSO utilizes a distinctive feature of controlling a balance between global and local exploration of the search space which prevents from being stacked to local minimum [18,19]. Procedures of PSO algorithm is given in Fig. 1.

3. Analog integrated circuit structures

Analog IC design in general is perceived as less systematic and more heuristic and knowledge-intensive in nature than digital IC design. The variety of circuit schematics and the number of conflicting requirements and corresponding diversity of device sizes are also much larger. In addition analog circuits are more sensitive to nonidealities and all kinds of higher order effects and parasitic disturbances [23].

The problem considered here is the optimal selection of transistor dimensions, which is only a part of a complete analog circuit CAD tool. Actually, analog sizing is a constructive procedure that aims at mapping the circuit specifications (objectives and constraints on performances) into the design parameter values [39]. In other words, the performance metrics of the circuit, such as gain, power dissipation, occupied area, etc. have to be formulated in terms of the design parameters [51]. Then, these design parameters such as device sizes and bias currents should be adjusted under multiple design objectives and constraints. The many degrees of




Fig. 2. Differential amplifier with current mirror load [52].




Fig. 3. Two stage operational amplifier [52].

freedom in parameter space as well as the need for repeated circuit performance evaluation made this a lengthy and tedious process [31]. Here, particular specifications for specified topologies of a differential amplifier and an operational amplifier (op-amp) are aimed to be met by adjusting design parameters such as device sizes and bias currents with PSO algorithm, while minimizing the total MOS transistor area. The configurations considered in this study are a differential amplifier with a current mirror load (Fig. 2) and a two stage CMOS op-amp (Fig. 3). Both can be characterized by a number of specifications as given below. More detailed description can be found in [24,35,50,52]:

- Common mode rejection ratio (CMRR)
- Input offset voltage (V_{OS})
- Slew rate (SR)
- Power dissipation (P_{diss})
- Small signal characteristics (A_v , ω_{-3dB} , f_t , f_{-3dB})
- Phase margin
- Input common mode range (ICMR)
- Power supply rejection ratio (PSRR)

Small-signal differential voltage gain (A_v), cut-off frequency (f_{-3dB}), unity gain bandwidth (f_t), maximum and minimum input common mode range voltages ($V_{IC(max)}$, $V_{IC(min)}$), slew rate (SR) and power dissipation (P_{diss}) as design specifications and output capacitance (C_L), compensation capacitance (C_c) and MOS transistor

dimensions as design parameters are provided within limits. Equations defining each specification [35,50,52] are utilized for cost function of PSO based analog IC design and are considered for obtaining MOS device sizes (as in Figs. 2 and 3) and moreover minimizing the total MOS transistor area.

A. Constraints and objectives for differential amplifier

- Determination of the range of I_{d5} (I_{ss}) to satisfy both SR and P_{diss} .
- Design of W_1/L_1 (W_2/L_2) to satisfy A_v
- Design of W_3/L_3 (W_4/L_4) to satisfy the upper ICMR
- Design of W_5/L_5 (W_6/L_6) to satisfy the lower ICMR

B. Constraints and objectives for operational amplifier

- Selection of minimum value for C_c .
- Determination of I_{d5} (I_{ss}) to satisfy SR
- Design of W_1/L_1 (W_2/L_2) using the transconductance of the differential input stage
- Design of W_3/L_3 (W_4/L_4) to satisfy the upper ICMR
- Design of W_5/L_5 (W_6/L_6) to satisfy the lower ICMR
- Design of W_6/L_6 assuming balanced conditions

$$\frac{W_6}{L_6} = \frac{W_4}{L_4} \frac{g_{m6}}{g_{m4}} \quad (3)$$

where

$$g_{m6} \geq 10g_{m1} \quad (4)$$

and

$$g_{m1} = 2\pi f_t C_c \quad (5)$$

assuming zero z_1 is placed beyond ten times f_t [52]

$$g_{m4} = \sqrt{2K'_4 \left(\frac{W_4}{L_4} \right) I_{d4}} \quad (6)$$

- Calculation of I_{d6} which will most likely determine the majority of the power dissipation.

$$I_{d6} = \frac{g_{m6}^2}{2K'_6 (W_6/L_6)} \quad (7)$$

- Design of W_7/L_7 to achieve the desired current ratios between I_{d5} and I_{d6}

$$\frac{W_7}{L_7} = \left(\frac{W_5}{L_5} \right) \frac{I_6}{I_5} \quad (8)$$

4. PSO based analog integrated circuit design

In order to investigate the usage of PSO in analog IC design, optimal design of two basic analog circuit structures are carried out. The aim of both cases is to minimize total MOS transistor area while satisfying design specifications and design parameter constraints. In each case study, by establishing design parameters and specifications to PSO, the optimal circuit structure is aimed to be designed by the algorithm. Design problem has been introduced to PSO by composing an equation consists of input variables and design parameters as a cost function (CF).

In the beginning of the algorithm, a certain range is determined for both design specifications and design parameters by human designer. Input variables are also determined by the designer and dependent to preferential technology parameters. PSO should minimize CF and obtain design criteria and design parameter values for the given range which provides minimum CF value (Fig. 4).




Fig. 4. Flowchart of PSO based IC design methodology.

The starting point of design consists of two types of information. First type of information such as the technology and the power supply is set by the designer. The other type of information is the design criteria. The range of each criteria and design parameter, power supply values and technology information are set as inputs to PSO based design scheme (Table 2) and PSO algorithm should obtain the solution set that consists the exact values of design parameters (C_L , C_c and $(W/L)_k$ where $k = 1.6$ for differential amplifier and $k = 1.8$ for operational amplifier) and design specifications ($V_{IC(max)}$, $V_{IC(min)}$, SR , P_{diss} , A_v , f_{-3dB} , f_t) for given ranges.

The design scheme is implemented with the relationships that describe design specifications to solve for DC currents and W/L values of all MOS transistors. Simulations are carried out using TSMC $0.35 \mu m$ model parameters.

PSO algorithm is constructed using MATLAB R2008a. Initial population matrix size was 10×7 where row number of 10 indicates the number of particles in the population and column number of 7 is the dimension of particle vector. Particle vector structure for each analog circuit structure is expressed in (9) and (10).

$$X_{difamp} = [SR, C_L, A_v, f_{-3dB}, V_{ICmin}, V_{ICmax}, P_{diss}] \quad (9)$$

$$X_{opamp} = [SR, C_L, A_v, f_t, V_{ICmin}, V_{ICmax}, P_{diss}] \quad (10)$$

where SR is the slew rate ($V/\mu m$), C_L is the output capacitance (pF), A_v is the gain (V/V), f_{-3dB} is the cut-off frequency (KHz), f_t is the unity gain bandwidth (MHz), P_{diss} is the power dissipation (μW),

Table 2
Inputs and outputs for PSO based design scheme.

Components in CF	Information	Input/output for PSO
V_{DD} , V_{SS}	• Set by human designer	Input
V_{TN} , V_{TP}	• Fabrication technology dependent	
$\mu_n C_{ox}$, $\mu_p C_{ox}$		
C_L , C_c	• Exact results for the given ranges	Output
$(W/L)_k$		
f_{-3dB} , f_t		
$V_{IC(max)}$, $V_{IC(min)}$		
SR		
P_{diss}		
A_v		

Table 3

Design parameters obtained with Darwin and PSO.

Differential amplifier with current mirror load design parameters	Darwin [32]	PSO
I_{bias} (μA)	2	125
W_1/L_1 , W_2/L_2 ($\mu m/\mu m$)	240/13.2	29.4/3.5
W_3/L_3 , W_4/L_4 ($\mu m/\mu m$)	7.3/7.7	11.3/3.5
W_5/L_5 ($\mu m/\mu m$)	4.6/2.4	4.2/1.4
W_6/L_6 ($\mu m/\mu m$)	2.4/2.4	4.2/1.4
C_L (pF)	2	5

$V_{IC(min)}$ (V) and $V_{IC(max)}$ (V) are the lower and upper limits of ICMR, respectively.

Velocity update parameters c_1 , c_2 and w were selected as 1.7, 1.7 and 0.99, respectively. The algorithm runs for upper limit of 100 iterations. CF is defined as the total area that MOS transistors occupy and given in (11).

$$CF = \sum_{k=1}^T (W_{(k)} \times L_{(k)}) \quad (11)$$

where T is the total number of MOS transistors of the designed circuit. The target value of CF is aimed to be smaller than $300 \mu m^2$ for both design cases.

5. Simulation results

This section provides the simulation results of PSO based IC design methodology with respect to previous methods.

5.1. Simulation results for differential amplifier

PSO is utilized for a differential amplifier with current mirror load having design specifications of $SR \geq 10 V/\mu s$, $A_v > 100 V/V$, $f_{-3dB} \geq 100 KHz$, $-1.5 V \leq ICMR \leq 2 V$, $P_{diss} \leq 1 mW$ with inputs of $V_{DD} = -V_{SS} = 2.5 V$, $V_{TN} = 0.4761 V$, $V_{TP} = -0.6513 V$, $K'_n = 181.2 \mu A/V^2$, $K'_p = 65.8 \mu A/V^2$. Constraints for design parameters are set as $C_L > 5 pF$, $100 \geq (W/L)_k \geq 3$. In order to minimize the channel modulation effect, MOSFET length values are chosen as $L_1 = L_2 = L_3 = L_4 = 3.5 \mu m$ and $L_5 = L_6 = 1.4 \mu m$.

Target value of CF is aimed to be smaller than $300 \mu m^2$. A total MOS transistor area of $296 \mu m^2$ with each MOSFET width (W_n , W_p), I_{bias} and C_L is obtained within 582 epochs in 25.02 s with Intel Core2 CPU T5500 @1.66 GHz.

Differential amplifier with current mirror load is redesigned using the resulting design parameters in SPICE simulator to validate that PSO based design is satisfying desired specifications. SPICE simulations (Figs. 5–8) demonstrate that PSO based design not only satisfies all specifications and design constraints but also minimizes total MOS area with respect to DARWIN synthesizer [32] as given in Tables 3 and 4.

5.2. Simulation results for operational amplifier

Considering two stage operational amplifier, PSO is utilized for design specifications of $SR \geq 10 V/\mu s$, $f_t \geq 3 MHz$, $A_v > 1000 V/V$, $-1.5 V \leq ICMR \leq 2 V$, $P_{diss} \leq 2.5 mW$ with PSO inputs as same with previous design scheme. Constraints for design parameters are set as $C_L > 10 pF$, $100 \geq (W/L)_k \geq 2$. In order to minimize the channel modulation effect, all MOSFET length values are chosen as $2 \mu m$ [53].

Target value of CF is aimed to be smaller than $300 \mu m^2$. PSO based design method resulted in a total MOS transistor area of $265.8373 \mu m^2$ along with exact values of design specification




Fig. 5. Slew rate of PSO based differential amplifier with current mirror load.




Fig. 6. Gain and phase margin of PSO based differential amplifier with current mirror load.




Fig. 7. PSRR of PSO based differential amplifier with current mirror load.




Fig. 8. ICMR of PSO based differential amplifier with current mirror load.

Table 4
Comparison of Darwin and PSO by means of design specifications.

Differential amplifier with current mirror load – design criteria	Specifications	Darwin [32]	PSO (SPICE simulator)
Output capacitance (pF)	≥ 5	2	5
Slew rate (V/ μ s)	≥ 10	3.2	22.4
Power dissipation (μ W)	≤ 2000	31	1260
Phase margin ($^\circ$)	> 45	72	83.8
Cut-off frequency (kHz)	≥ 100	–	100
Gain (dB)	> 40	60	42
$V_{IC(min)}$ (V)	≥ -1.5	-1.3	-0.8
$V_{IC(max)}$ (V)	≤ 2	1.9	1.4
CMRR (dB)	> 40	–	84.2
PSRR ⁺ (dB)	> 40	–	40.1
PSRR ⁻ (dB)	> 40	–	68
V_{os} (mV)	< 50	–	45.91
Total area (m ²)	$< 3 \times 10^{-10}$	65×10^{-10}	2.96×10^{-10}




Fig. 9. Slew rate of PSO based two-stage operational amplifier.




Fig. 10. Gain and phase margin of PSO based two-stage operational amplifier.

and design parameters (W_n , W_p , I_{bias} , C_c , C_L). Design process concluded after 100 epochs with a total execution time of 8.6s with Intel Core2 CPU, T5500 @1.66 GHz [53]. Two-stage operational amplifier is redesigned using the resulting design parameters in SPICE simulator in order to validate PSO based design is satisfying the specifications. SPICE simulations (Figs. 9–12) demonstrate that PSO based design not only satisfies all specifications and design constraints but also minimizes total MOS area with respect to convex optimization method [35] as given in Tables 5 and 6.

Table 5
Design parameters obtained with Convex opt. and PSO.

Two-stage op-amp design parameters	Convex opt. [35]	PSO [53]
I_{bias} (μ A)	10	40.39
W_1/L_1 , W_2/L_2 (μ m/ μ m)	232.8/0.8	4.9/2
W_3/L_3 , W_4/L_4 (μ m/ μ m)	143.6/0.8	5.9/2
W_5/L_5 (μ m/ μ m)	64.6/0.8	2.1/2
W_6/L_6 (μ m/ μ m)	588.8/0.8	90.9/2
W_7/L_7 (μ m/ μ m)	132.6/0.8	16.3/2
W_8/L_8 (μ m/ μ m)	2/0.8	2.1/2
C_L (pF)	3	10
C_c (pF)	3.5	3




Fig. 11. PSRR of PSO based two-stage operational amplifier.




Fig. 12. ICMR of PSO based two-stage operational amplifier.

Table 6

Comparison of convex optimization and PSO by means of design specifications.

Two-stage operational amplifier design criteria	Specifications	Convex optimization [35]	PSO (SPICE simulator) [53]
Output capacitance (pF)	≥ 10	3	10
Slew rate (V/ μs)	≥ 10	88	11.13
Power dissipation (μW)	≤ 2500	5000	2370
Phase margin ($^\circ$)	> 45	60	66.55
Unity gain bandwidth (MHz)	≥ 3	86	5.32
Gain (dB)	> 60	89.2	63.8
$V_{IC(min)}$ (V)	≥ -1.5	–	–0.8
$V_{IC(max)}$ (V)	≤ 2	–	1.75
CMRR (dB)	> 60	92.5	83.74
PSRR ⁺ (dB)	> 70	116	78.27
PSRR [–] (dB)	> 70	98.4	93.56
Total area (m ²)	$< 3 \times 10^{-10}$	82×10^{-10}	2.65×10^{-10}

6. Conclusion

Analog IC design mainly consists of topology choice, sizing task and the generation of layout. The problem considered here is the optimal selection of transistor dimensions, which is only a part of a complete analog circuit CAD tool. Actually, analog sizing is a constructive procedure that aims at mapping the circuit specifications where the performance metrics of the circuit, such as gain, power dissipation, occupied area, etc. have to be formulated in terms of the design parameters. Following, these design parameters such as device sizes and bias currents should be adjusted under multiple design objectives and constraints. The many degrees of freedom in parameter space as well as the need for repeated circuit performance evaluation made this a lengthy and tedious process. Here, particular specifications for specified topologies of a differential amplifier with current mirror load and a two-stage operational

amplifier are aimed to be met by adjusting design parameters such as device sizes and bias currents with PSO algorithm.

Design equations of each analog circuit are utilized for cost function of PSO algorithm, since numerous design specs are of concern. Considering differential amplifier with current mirror load, PSO-based design method is utilized for TSMC 0.35 μm technology parameters and design process is concluded in 25 s. PSO-based design for two-stage amplifier is concluded in 8.6 s after 100 iterations. Resulting design parameters for each analog circuit are utilized for redesign in SPICE simulator in order to validate the exact values of design specifications obtained with PSO. Consequently, PSO based design scheme satisfied all the design specifications and minimized total design area with respect to former methods. Considering both design cases, PSO proved its efficiency on analog IC design with high optimization ability in short computation time. As a further work, performance of other EA techniques could be

investigated by means of accuracy and computational time by utilizing EKV modeling in analog IC sizing issues.

Acknowledgment

This work was supported by the Yildiz Technical University Scientific Projects Coordination Department with project no: 29-04-03-KAP01.

References

- [1] Nelder JA, Mead R. A simplex method for function optimization. *Computer Journal* 1965;7:308–13.
- [2] Land AH, Doig AG. An automatic method for solving discrete programming problem. *Econometrica* 1960;28:497–520.
- [3] Scniederjans MJ. Goal programming methodology and applications. Boston: Kluwer Publishers; 1995.
- [4] Bellman R. Dynamic programming. Princeton University Press; 2003. Dover Paperback Edition.
- [5] Talbi EG. A taxonomy of hybrid metaheuristics. *Journal of Heuristics* 2002;5:41–64.
- [6] Basseur M, Talbi EG, Nebro A, Alba E. Metaheuristics for multiobjective combinatorial optimization problems: review and recent issues. National Institute of Research in Informatics and Control (INRIA), report no.5978, September 2006.
- [7] Chan FTS, Tiwari MK. Swarm intelligence: focus on ant and particle swarm optimization. Vienna: I-Tech Publishing; 2007.
- [8] Aarts E, Lenstra K. Local search in combinatorial optimization. Princeton University Press; 2003.
- [9] Kirkpatrick SJ, Gelatt CD, Vecchi MP. Optimization by simulated annealing. *Journal of Science* 1983;220:671–80.
- [10] Siarry P, Berthiau G, Durdin F, Haussy J. Enhanced simulated annealing for globally minimizing functions of many-continuous variables. *ACM Transactions on Mathematical Software* 1997;19:209–28.
- [11] Glover F. Tabu search—part I. *ORSA Journal on Computing* 1989;1:190–206.
- [12] Glover F. Tabu search—part II. *ORSA Journal on Computing* 1990;2:4–32.
- [13] Grimbleby JB. Automatic analogue circuit synthesis using genetic algorithms. In: Proceedings of the IEE circuits, devices and systems, vol. 147. 2000. p. 319–23.
- [14] Dréo J, Petrowski A, Siarry P, Taillard E. Metaheuristics for hard optimization: methods and case studies. Springer; 2006.
- [15] Bonabeau E, Dorigo M, Theraulaz G. Swarm intelligence: from natural to artificial system. New York: Oxford University Press; 1999.
- [16] Dorigo M, Di Caro G, Gambardella L. Ant algorithms for discrete optimization. *Artificial Life* 1999;2:137–72.
- [17] Karaboga D. An idea based on Honey Bee Swarm for numerical optimization. Dept. of Computer Engineering, Engineering Faculty, Erciyes University; 2005. Technical report-TR06.
- [18] Kennedy J, Eberhart R. Particle swarm optimization. In: Proceedings of IEEE international conference on neural networks. 1995. p. 1942–8.
- [19] Clerc M, Kennedy J. The particle swarm—explosion, stability, and convergence in a multidimensional complex space. *IEEE Transactions on Evolutionary Computation* 2002;6(1):58–73.
- [20] Banks A, Vincent J, Anyakoha C. A review of particle swarm optimization. Part I: background and development. *Natural Computing: An International Journal* 2007;6:467–84.
- [21] Maulik PC, Carley LR, Rutenbar RA. Integer programming based topology selection of cell-level analog circuits. *IEEE Transactions on CAD Integrated Circuits Systems* 1995;14:401–12.
- [22] Harvey JP, Elmasry MI, Leung B. STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits. *IEEE Transactions on CAD* 1992;11:1402–17.
- [23] Gielen GGE, Rutenbar RA. Computer-aided design of analog and mixed-signal integrated circuits, vol. 88. In: Proceedings of the IEEE. 2000. p. 1825–52.
- [24] Lee J, Kim Y. ASLIC: a low power CMOS analog circuit design automation. Elsevier Integration, the VLSI Journal 2006;39(June (3)):157–81.
- [25] Degrauwe MGR, et al. IDAC: an interactive design tool for analog CMOS circuits. *IEEE Journal Solid State Circuits* 1987;22:1106–16.
- [26] Harjani R, Rutenbar R, Carley LR. OASYS: a framework for analog circuit synthesis. *IEEE Transactions on CAD* 1989;8:1247–66.
- [27] Toumazou C, Makris CA, Berrah C. ISAID—a methodology for automated analog IC design. In: Proceedings of IEEE ISCAS. 1990. p. 531–5.
- [28] Nye W, Riley DC, Sangiovanni-Vincentelli AL, Tits AL. DELIGHT.SPICE: an optimization-based system for design of integrated circuits. *IEEE Transaction on CAD* 1988;7:501–19.
- [29] Krasnicki M, Phelps R, Rutenbar RA, Carley LR. MAELSTROM: efficient simulation-based synthesis for custom analog cells. In: Proceedings of design automation conference. 1999. p. 945–50.
- [30] Ochotta ES, Rutenbar RA, Carley LR. Synthesis of high-performance analog circuits in ASTRX/OBLX. *IEEE Transactions on CAD Integrated Circuits Systems* 1996;15:273–94.
- [31] Koh HY, Séquin C, Gray PR. OPASYN: a compiler for CMOS operational amplifiers. *IEEE Transactions on CAD* 1990;9:113–25.
- [32] Kruiskamp W, Leenaerts D. DARWIN: CMOS opamp synthesis by means of a genetic algorithm. In: Proceedings of the 32nd ACM/IEEE conference on design automation. 1995. p. 433–8.
- [33] Massier T, Graeb H, Schlichtmann U. The sizing rules method for CMOS and bipolar analog integrated circuit synthesis. *IEEE Transactions on CAD Integrated Circuits Systems* 2008;27:2209–22.
- [34] Sripramong T, Toumazou C. The invention of CMOS amplifiers using genetic programming and current-flow analysis. *IEEE Transactions on CAD Integrated Circuits Systems* 2002;21:1237–52.
- [35] Hershenson M, Boyd SP, Lee TH. Optimal design of a CMOS op-amp via geometric programming. *IEEE Transactions on CAD Integrated Circuits Systems* 2001;20:1–21.
- [36] Liu B, Fernández FV, Gielen G, Castro-López R, Roca E. A memetic approach to the automatic design of high performance analog integrated circuits. *ACM Transactions on Design Automation of Electronics Systems* 2009;14:1–24.
- [37] Guerra-Gomez I, Telo-Cuautle E, McConaghy T, Gielen G. Decomposition-based multi-objective optimization of second generation current conveyors. In: Proceedings of the IEEE mid-west symposium on circuits and systems, IMWSCS'09. 2009. p. 220–3.
- [38] Salem SB, Fakhfakh M, Masmoudi DS, Loulou M, Loumeau P, Masmoudi N. A high performances CMOS CCII and high frequency applications. *Analog Integrated Circuits and Signal Processing* 2006;49:71–8.
- [39] Fakhfakh M, Loulou M, Masmoudi N. A novel heuristic for multi-objective optimization of analog circuit performances. *Analog Integrated Circuits Signal Processing* 2009;61:47–64.
- [40] Cooren Y, Fakhfakh M, Loulou M, Siarry P. Optimizing second generation current conveyors using particle swarm optimization. In: The IEEE 19th international conference on microelectronics. 2007.
- [41] Fakhfakh M, Cooren Y, Loulou M, Siarry P. A particle swarm optimization technique used for the improvement of analogue circuit performances. In: Aleksandar L, editor. Particle swarm optimization. 2009. p. 169–82.
- [42] Fakhfakh M, Cooren Y, Sallem A, Loulou M, Siarry P. Analog circuit design optimization through the particle swarm optimization technique. *Analog Integrated Circuits and Signal Processing* 2010;63:71–82.
- [43] Tawdross P, König A. Investigation of particle swarm optimization for dynamic reconfiguration of field-programmable analog circuits. In: Proceedings of 5th conference on hybrid intelligent systems (HIS'05). 2005. p. 259–64.
- [44] Tawdross P, König A. Particle swarm optimization for reconfigurable sensor electronics—case study: 3 Bit Flash ADC. In: 4th IEEE international workshop on intelligent solutions in embedded systems (WISES'06). 2006. p. 117–26.
- [45] Thakker RA, Baghini MS, Patil MB. Low-power low-voltage analog circuit design using hierarchical particle swarm optimization. In: IEEE 22nd international conference on VLSI design. 2009. p. 427–32.
- [46] Tulunay G, Balkir S. A synthesis tool for CMOS RF low noise amplifiers. *IEEE Transactions on CAD of Integrated Circuits Systems* 2008;21:977–82.
- [47] Choi K, Allstot D. Parasitic-aware design and optimization of a CMOS RF power amplifier. *IEEE Transactions on Circuits and Systems-I* 2006;53:16–25.
- [48] Telo-Cuautle E, et al. Applications of evolutionary algorithms in the design automation of analog integrated circuits. *Journal of Applied Sciences* 2010;10:1859–72.
- [49] Vural RA, Yildirim T, Kadioglu T, Basargan A. Performance evaluation of evolutionary algorithms for optimal filter design. *IEEE Transactions on Evolutionary Computation*. doi:10.1109/TEVC.2011.2112664 [Uploaded to IEEE Xplore].
- [50] Vural RA. Particle swarm optimization for electronic circuit design automation. Istanbul: Dept. of Electronics and Comm. Eng., Graduate School of Natural and Applied Sciences, Yildiz Technical University; 2011.
- [51] Tulunay G, Balkir S. A compact optimization methodology for single ended LNA. In: Proceedings of the IEEE international symposium on circuits and systems (ISCAS 2004). 2004. p. 273–6.
- [52] Allen P, Holberg D. CMOS analog circuit design. 2nd ed. New York: Oxford University Press; 2002.
- [53] Vural RA, Tulay Yildirim. Swarm intelligence based sizing methodology for CMOS operational amplifier. In: Proceedings of 12th IEEE international symposium on computational intelligence and informatics. 2011. p. 525–8.